The problem is not in the registers, but the fact that the second unit does not give the first unit to work, or vice versa. Somewhere I made a mistake. I think so ..
Regards, Andrew Karpenkov
2012/10/14 Alexander Chemeris alexander.chemeris@gmail.com
I thought it's the problem with registers of the DSP block in FPGA.