Change in simtrace2[master]: Reduce bInterval of interrupt endpoints to avoid interrupt misses