





UmTRX v0.1b_20dBm_2U

Size	Number	Revision
A2		1
Date	29.05.2012	Sheet of 8
File	D:\NewProj\FPGA RAM SchDbs	Drawn By









A

B

C







D

A

B

C

D



Title			UmTRX v0.1b_20dBm_2U	
Size	Number	Revision		
A3		1		
Date:	29.05.2012	Sheet	9 of 8	
File:	D:\NewProj\VPwrAndBias.SchDoc	Drawn By:		