



PwrAndBias.SchDoc




EEpromConfig.SchDoc




GBEthernet.SchDoc




FPGA_RAM.SchDoc




LMS.SchDoc




LMS.SchDoc











Clocking.SchDoc





LNA_DIV.SchDoc

X6
M03-SIPT4-11BS00
GPS ANTENNAX7
M03-SIPT4-11BS00
CLOCK I/O/TESTX8
M03-SIPT4-11BS00
GSM900 TMLPA1X9
M03-SIPT4-11BS00
GSM900 TMLNAX10
M03-SIPT4-11BS00
GSM900 TMLNA-DX11
M03-SIPT4-11BS00
GSM900 TMLPA2

Title			UmTRXv1		
Size		Number		Revision	
A3				1	
Date:	07.10.2011			Sheet 1 of 9	
File:	D:\MyProj\PROTEL\SDR\v1\Total SchDoc\Drawn By:				







Title UmTRXv1		
Size A3	Number	Revision 1
Date: 07.10.2011	Sheet 9 of 9	
File: D:\MyProj\...\Clocking_SchDoc	Drawn By:	

A

B

C


D

A



B

C

D



Title			UmTRXv1	
Size	A3	Number	Revision	
Date:	07.10.2011	Sheet 6 of	9	
File:	D:\MyProj\GBEthernet.SchDoc	Drawn By:		



Title			UmTRXv1		
Size	Number	Revision		1	
Date:	07.10.2011	Sheet 7 of 9			
File:	D:\MyProj\...EepromConfig SchDoc	Drawn By:			



Date:	07.10.2011	Sheet 9 of 9
-------	------------	--------------