



PwrAndBias.SchDoc




EEpromConfig.SchDoc




GBEthernet.SchDoc




FPGA RAM.SchDoc




LMS.SchDoc



Clocking.SchDoc



LNA_DIV.SchDoc



X6 M03-SJPT4-11BS00 GPS ANTENNA

X7 M03-SJPT4-11BS00 CLOCK I/O/TEST


X8 M03-SJPT4-11BS00 GSM900 TMLPA1

X9 M03-SJPT4-11BS00 GSM900 TMLNA

X10 M03-SJPT4-11BS00 GSM900 TMLNA-D

X11 M03-SJPT4-11BS00 GSM900 TMLPA2


Title UmTRXv1		
Size A3	Number	Revision 1
Date: 29.09.2011	Sheet 1 of 9	
File: D:\MyProj\PROTEL\SDRv1g1\Total.Sch.Doc Drawn By:		




Class Name	RAM	Net Class	RAM	Value	Class Name	RAM	Net Class	RAM	Value
Net Class	RAM_D00	63	D00	NC(281)	Net Class	RAM_D28	63	D28	NC(281)
Net Class	RAM_D01	62	D01	NC(144)	Net Class	RAM_D29	62	D29	NC(144)
Net Class	RAM_D02	59	D02	NC(172)	Net Class	RAM_D30	59	D30	NC(172)
Net Class	RAM_D03	58	D03	NC(361)	Net Class	RAM_D31	58	D31	NC(361)
Net Class	RAM_D04	57	D04	NC(18)	Net Class	RAM_D32	57	D32	NC(18)
Net Class	RAM_D05	56	D05	A	Net Class	RAM_D33	56	D33	A
Net Class	RAM_D06	53	D06	A	Net Class	RAM_D34	53	D34	A
Net Class	RAM_D07	52	D07	A	Net Class	RAM_D35	52	D35	A
Net Class	RAM_D08	51	D08	A	Net Class	RAM_D36	51	D36	A
Net Class	RAM_D09	68	D09	A	Net Class	RAM_D37	68	D37	A
Net Class	RAM_D10	69	D10	A	Net Class	RAM_D38	69	D38	A
Net Class	RAM_D11	72	D11	A	Net Class	RAM_D39	72	D39	A
Net Class	RAM_D12	73	D12	A	Net Class	RAM_D40	73	D40	A
Net Class	RAM_D13	74	D13	A	Net Class	RAM_D41	74	D41	A
Net Class	RAM_D14	75	D14	A	Net Class	RAM_D42	75	D42	A
Net Class	RAM_D15	76	D15	A	Net Class	RAM_D43	76	D43	A
Net Class	RAM_D16	79	D16	A	Net Class	RAM_D44	79	D44	A
Net Class	RAM_D17	80	D17	A	Net Class	RAM_D45	80	D45	A
Net Class	RAM_D18	2	D18	A	Net Class	RAM_D46	2	D46	A
Net Class	RAM_D19	3	D19	A	Net Class	RAM_D47	3	D47	A
Net Class	RAM_D20	4	D20	A	Net Class	RAM_D48	4	D48	A
Net Class	RAM_D21	7	D21	A	Net Class	RAM_D49	7	D49	A
Net Class	RAM_D22	8	D22	A	Net Class	RAM_D50	8	D50	A
Net Class	RAM_D23	9	D23	A	Net Class	RAM_D51	9	D51	A
Net Class	RAM_D24	12	D24	A	Net Class	RAM_D52	12	D52	A
Net Class	RAM_D25	13	D25	A	Net Class	RAM_D53	13	D53	A
Net Class	RAM_D26	1	D26	A	Net Class	RAM_D54	1	D54	A
Net Class	RAM_D27	18	D27	A	Net Class	RAM_D55	18	D55	A
Net Class	RAM_D28	19	D28	A	Net Class	RAM_D56	19	D56	A
Net Class	RAM_D29	22	D29	A	Net Class	RAM_D57	22	D57	A
Net Class	RAM_D30	23	D30	A	Net Class	RAM_D58	23	D58	A
Net Class	RAM_D31	24	D31	A	Net Class	RAM_D59	24	D59	A
Net Class	RAM_D32	25	D32	A	Net Class	RAM_D60	25	D60	A
Net Class	RAM_D33	28	D33	A	Net Class	RAM_D61	28	D61	A
Net Class	RAM_D34	29	D34	A	Net Class	RAM_D62	29	D62	A
Net Class	RAM_D35	30	D35	A	Net Class	RAM_D63	30	D63	A
Net Class	RAM_D36	31	D36	A	Net Class	RAM_D64	31	D64	A
Net Class	RAM_D37	32	D37	A	Net Class	RAM_D65	32	D65	A
Net Class	RAM_D38	33	D38	A	Net Class	RAM_D66	33	D66	A
Net Class	RAM_D39	34	D39	A	Net Class	RAM_D67	34	D67	A
Net Class	RAM_D40	35	D40	A	Net Class	RAM_D68	35	D68	A
Net Class	RAM_D41	36	D41	A	Net Class	RAM_D69	36	D69	A
Net Class	RAM_D42	37	D42	A	Net Class	RAM_D70	37	D70	A
Net Class	RAM_D43	38	D43	A	Net Class	RAM_D71	38	D71	A
Net Class	RAM_D44	39	D44	A	Net Class	RAM_D72	39	D72	A
Net Class	RAM_D45	40	D45	A	Net Class	RAM_D73	40	D73	A

Component	Value	Component	Value
DEBRG_0	1	DEBRG_1	2
DEBRG_2	3	DEBRG_3	4
DEBRG_4	5	DEBRG_5	6
DEBRG_6	7	DEBRG_7	8
DEBRG_8	9	DEBRG_9	10
DEBRG_10	11	DEBRG_11	12
DEBRG_12	13	DEBRG_13	14
DEBRG_14	15	DEBRG_15	16
DEBRG_16	17	DEBRG_17	18
DEBRG_18	19	DEBRG_19	20
DEBRG_20	21	DEBRG_21	22
DEBRG_22	23	DEBRG_23	24
DEBRG_24	25	DEBRG_25	26
DEBRG_26	27	DEBRG_27	28
DEBRG_28	29	DEBRG_29	30
DEBRG_30	31	DEBRG_31	32
DEBRG_32	33	DEBRG_33	34
DEBRG_34	35	DEBRG_35	36
DEBRG_36	37	DEBRG_37	38
DEBRG_38	39	DEBRG_39	40







Title: UmTRXv1		
Size	Number	Revision
A2	29.09.2011	1
Date:	29.09.2011	Sheet of 9
File:	D:\M\Proj\1\PGA_RAM_SchDoc	Drawn By:










Title		
UmTRXv1		
Size	Number	Revision
A3		1
Date:	29.09.2011	Sheet3 of 9
File:	D:\MyProj\1.LNA DIV.SchDoc	Drawn By:













Title			UmTRXv1		
Size	Number	Revision			
A3				1	
Date:	29.09.2011	Sheet 3 of 9			
File:	D:\MyProj\PROTEL\SDR\v1\g1\LMS.Sch				
				Drawn By:	



Title			UmTRXv1		
Size	Number	Revision		1	
Date:	29.09.2011	Sheet 6 of		9	
File:	D:\MyProj.\GBEthernet.SchDoc	Drawn By:			



Title UmTRXv1		
Size A3	Number	Revision 1
Date: 29.09.2011	Sheet 7 of 9	
File: D:\MyProj\...EepromConfig_SchDoc	Drawn By:	



Title UmTRXv1		
Size	Number	Revision
A3		1
Date:	29.09.2011	Sheet 9 of 9
File:	D:\MyProj\UprAndBias_SchDoc	Drawn By: