



PwrAndBias.SchDoc




EEpromConfig.SchDoc




GBEthernet.SchDoc




FPGA RAM.SchDoc




LMS.SchDoc




LMS.SchDoc



Clocking.SchDoc



LNA_DIV.SchDoc



X6 M03-SJPT4-11BS00 GPS ANTENNA

X7 M03-SJPT4-11BS00 CLOCK I/O/TEST


X8 M03-SJPT4-11BS00 GSM900 TMLPA1

X9 M03-SJPT4-11BS00 GSM900 TMLNA

X10 M03-SJPT4-11BS00 GSM900 TMLNA-D

X11 M03-SJPT4-11BS00 GSM900 TMLPA2

Title UmTRXv1		
Size A3	Number	Revision 1
Date: 04.10.2011	Sheet 1 of 9	
File: D:\MyProj\PROTEL\SDR\v1\Total_SchDoc\Drawn By:		



Class Name: RAM

RAM D00	63	D00	NC2881	88
RAM D01	62	D01	NC1441	87
RAM D02	59	D02	NC1722	84
RAM D03	58	D03	NC1361	83
RAM D04	57	D04	NC1818	82
RAM D05	56	D05	A	32
RAM D06	53	D06	A	33
RAM D07	52	D07	A	34
RAM D08	51	D08	A	35
RAM D09	68	D09	A	44
RAM D10	69	D10	A	45
RAM D11	72	D11	A	46
RAM D12	73	D12	A	47
RAM D13	74	D13	A	48
RAM D14	75	D14	A	49
RAM D15	76	D15	A	50
RAM D16	79	D16	A	51
RAM D17	80	D17	A	52
RAM D18	2	D18	A	53
RAM D19	3	D19	A	59
RAM D20	4	D20	A	60
RAM D21	7	D21	A	36
RAM D22	8	D22	A0	37
RAM D23	9	D23	A1	38
RAM D24	12	D24	CE1	98
RAM D25	13	D25	CE2	99
RAM D26	1	D26	CE3	97
RAM D27	18	D27	CE4	96
RAM D28	19	D28	CE5	95
RAM D29	22	D29	CE6	94
RAM D30	31	D30	CE7	93
RAM D31	34	D31	CE8	92
RAM D32	25	D32	CE9	91
RAM D33	26	D33	CE10	90
RAM D34	29	D34	CE11	89
RAM D35	30	D35	CE12	88


Class Name: RAM

RAM A20	Not Class	NC2881	88
RAM A19	Not Class	NC1441	87
RAM A18	Not Class	NC1722	84
RAM A17	Not Class	NC1361	83
RAM A16	Not Class	NC1818	82
RAM A15	Not Class	A	32
RAM A14	Not Class	A	33
RAM A13	Not Class	A	34
RAM A12	Not Class	A	35
RAM A11	Not Class	A	44
RAM A10	Not Class	A	45
RAM A09	Not Class	A	46
RAM A08	Not Class	A	47
RAM A07	Not Class	A	48
RAM A06	Not Class	A	49
RAM A05	Not Class	A	50
RAM A04	Not Class	A	51
RAM A03	Not Class	A	52
RAM A02	Not Class	A	53
RAM A01	Not Class	A	59
RAM A00	Not Class	A	60


Class Name: RAM

RAM A20	Not Class	NC2881	88
RAM A19	Not Class	NC1441	87
RAM A18	Not Class	NC1722	84
RAM A17	Not Class	NC1361	83
RAM A16	Not Class	NC1818	82
RAM A15	Not Class	A	32
RAM A14	Not Class	A	33
RAM A13	Not Class	A	34
RAM A12	Not Class	A	35
RAM A11	Not Class	A	44
RAM A10	Not Class	A	45
RAM A09	Not Class	A	46
RAM A08	Not Class	A	47
RAM A07	Not Class	A	48
RAM A06	Not Class	A	49
RAM A05	Not Class	A	50
RAM A04	Not Class	A	51
RAM A03	Not Class	A	52
RAM A02	Not Class	A	53
RAM A01	Not Class	A	59
RAM A00	Not Class	A	60


DEBRG G1	1	2	DEBRG1
DEBRG G2	3	4	DEBRG3
DEBRG G4	5	6	DEBRG5
DEBRG G6	7	8	DEBRG7
DEBRG G8	9	10	DEBRG9
DEBRG G10	11	12	DEBRG11
DEBRG G12	13	14	DEBRG13
DEBRG G14	15	16	DEBRG15
DEBRG G16	17	18	DEBRG17
DEBRG G18	19	20	DEBRG19
DEBRG G20	21	22	DEBRG21
DEBRG G22	23	24	DEBRG23
DEBRG G24	25	26	DEBRG25
DEBRG G26	27	28	DEBRG27
DEBRG G28	29	30	DEBRG29
DEBRG G30	31	32	DEBRG31
DEBRG G34	33	34	DEBRG35
DEBRG G36	35	36	DEBRG37




Title: UmTRXv1		
Size: A2	Number: 04.10.2011	Revision: 1
Date: 04.10.2011	Sheet: 9 of 9	Drawn By:
File: D:\M\Proj\PCBA_RAM_SchDoc		









Title		
UmTRXv1		
Size	Number	Revision
A3		1
Date:	04.10.2011	Sheet 3 of 9
File:	D:\MyProj\PROTEL\SDR\11\LNA_DIV_SDR\11\l1.sch	












Title		
UmTRXv1		
Size	Number	Revision
A3		1
Date:	04.10.2011	Sheet3_Bf 9
File:	D:\MyProj\PROTEL\SDR\v1\LMS_SchDcd\Drawn By:	











Title			UmTRXv1		
Size	Number	Revision			
A3				1	
Date:	04.10.2011	Sheet	of	9	
File:	D:\MyProj\Clk\SchDoc	Drawn By:			



Title			UmTRXv1		
Size	Number	Revision		1	
Date:	04.10.2011	Sheet 6 of		9	
File:	D:\MyProj.\GBEthernet.SchDoc	Drawn By:			



Title		
UmTRXv1		
Size	Number	Revision
A3		1
Date:	04.10.2011	Sheet 7 of 9
File:	D:\MyProj.\EepromConfig.SchDoc	Drawn By:



Title		UmTRxv1	
Size	A3	Number	1
Date:	04.10.2011	Sheet of	9
File:	D:\MyProj_\PwrAndBias_SchDoc	Drawn By:	

