



Title			UmTRXv2_20dBm_TCXO	
Size	Number	Revision		1
A3				
Date:	30.07.2012	Sheet 1 of	8	
File:	D:\NewProj\...\Total_SchDoc	Drawn By:		



UmTRXv2_20dBm_TCXO

Size	Number	Revision
A2		1
Date	30.07.2012	Sheet 2 of 8
File	D:\NewProj\FPGA RAM SchDocs	Drawn By



A

B

C


D

A

B

C

D



Title		
UmTRXv2_20dBm_TCXO		
Size	Number	Revision
A3		1
Date:	30.07.2012	Sheet 6 of 8
File:	D:\NewProj\GBEthernet SchDoc	Drawn By:

A

B

C







D

A

B

C

D



Title			UmTRXv2_20dBm_TCXO		
Size	Number		Revision		
A3			1		
Date:	30.07.2012		Sheet	8of	8
File:	D:\NewProj\VPwrAndBias.SchDoc		Drawn By:		