



UmTRXv2\_20dBm\_TCXO


Size	Number	Revision
A2		1
Date	12.06.2012	Sheet 2 of 8
File	D:\NewProj\FPGA RAM SchDbs	Drawn By













A

B

C







D

A

B

C

D



Title		
UmTRXv2_20dBm_TCXO		
Size	Number	Revision
A3		1
Date:	12.06.2012	Sheet9 of 8
File:	D:\NewProj\IPwrAndBias.SchDoc	Drawn By: